

CLAIMS

WHAT IS CLAIMED IS:

- 1 1. A method of manufacturing an integrated circuit having trench
2 isolation regions in a substrate including a first layer, the method comprising:
3 selectively etching the first layer to form apertures associated with
4 locations of the trench isolation regions;
5 forming strained semiconductor material above the first layer; and
6 forming insulative material in the apertures to form the trench isolation
7 regions.
- 1 2. The method of claim 1, wherein the strained semiconductor material is
2 formed on sidewalls of the apertures.
- 1 3. The method of claim 1, wherein strained semiconductor material is
2 formed after the insulative material is formed.
- 1 4. The method of claim 1, wherein the strained semiconductor material is
2 formed before the insulative material is formed.
- 1 5. The method of claim 3, wherein the strained semiconductor material is
2 formed by selective epitaxial growth.
- 1 6. The method of claim 1, further comprising:
2 siliciding the strained semiconductor material.
- 1 7. The method of claim 1, wherein the strained semiconductor material is
2 silicon and the first layer is silicon-germanium.

1 8. The method of claim 1, wherein the first layer is above a BOX layer.

1 9. A method of forming shallow trench isolation structures in a
2 compound semiconductor layer above a buried oxide (BOX) layer, the method
3 comprising:
4 providing a hard mask layer above the compound semiconductor layer;
5 removing the hard mask layer at locations;
6 forming trenches in the compound semiconductor layer under the
7 locations;
8 stripping the hard mask layer;
9 forming a strained semiconductor layer above the compound
10 semiconductor layer; and
11 providing isolation material in the trenches to form the shallow trench
12 isolation structures.

1 10. The method of claim 9, further comprising providing a silicide layer
2 above the strained semiconductor layer.

1 11. The method of claim 10, wherein the strained semiconductor layer is
2 provided by selective silicon epitaxial growth.

1 12. The method of claim 9, wherein the isolation material is provided by
2 deposition.

1 13. The method of claim 12, further comprising providing a liner in the
2 trenches at low temperature.

1 14. The method of claim 13, wherein the low temperature is below
2 750°C.

1 15. The method of claim 14, wherein the liner is silicon dioxide grown in
2 an oxygen-containing atmosphere.

1 16. The method of claim 9, wherein the trenches have a bottom reaching
2 the BOX layer.

1 17. An integrated circuit, comprising:
2 a compound semiconductor layer;
3 a buried oxide (BOX) layer beneath the compound semiconductor
4 layer;
5 a strained semiconductor layer above the compound semiconductor
6 layer; and
7 isolation trenches disposed in the compound semiconductor layer,
8 wherein the isolation trenches include insulative material and sidewalls, the
9 sidewalls of the isolation trenches are at least partially covered by the strained
10 semiconductor layer.

1 18. The integrated circuit of claim 17, further comprising a gate structure
2 between the isolation trenches.

1 19. The integrated circuit of claim 18, wherein the strained semiconductor
2 layer is silicided at a location of a source and a drain.

1 20. The integrated circuit of claim 17, wherein the strained semiconductor
2 material is silicon and the compound semiconductor material is silicon-germanium
3 and the trenches extend from the strained semiconductor material at a top to the
4 buried oxide layer at a bottom.